WHAT IS CLAIMED IS:

- 1 1. A phase change memory cell fabricated by integrated circuit techniques on a
- 2 semiconductor substrate, comprising:
- an insulating, dielectric layer on the substrate;
- 4 a thin conductive film on the dielectric layer, the plane of the film being generally
- 5 parallel to the plane of the substrate;
- a layer of a phase change material supported by the dielectric layer; and
- 7 an electrically resistive interface between the thin conductive film and the phase change
- 8 material layer, the interface being defined by an area of engagement between the film and the
- 9 layer that is generally normal to the plane of the substrate.
- 1 2. The memory cell of Claim 1, wherein:
- 2 the electrical resistance of the interface is inversely proportional to the area of
- 3 engagement; and
- 4 the width of the conductive film generally parallel to the plane of the substrate and the
- 5 height of the conductive film generally normal to the plane of the substrate determine the area of
- 6 engagement.
- 1 3. The memory cell of Claim 2, wherein the width of the conductive film generally parallel
- 2 to the plane of the substrate is determined by photolithography and the height of the conductive
- 3 film generally normal to the plane of the substrate is determined by deposition parameters.

- 1 4. The memory cell of Claim 3, wherein heat produced by current through the interface
- 2 flows from the interface into the phase change material layer in a direction generally parallel to
- 3 the plane of the substrate.
- 1 5. The memory cell of Claim 4, which further comprises a contact on the phase change
- 2 material layer, wherein:
- a current path from the interface into the phase change material layer lies in a direction
- 4 substantially parallel to the plane of the substrate; and
- 5 a current path from the phase change material layer into the contact lies in a direction
- 6 generally normal to the plane of the substrate.
- 1 6. The memory cell of Claim 1, wherein the phase change material layer and the thin
- 2 conductive film are not relatively superjacent or subjacent.
- 1 7. The memory cell of Claim 6, wherein the phase change material layer resides in a trench
- 2 formed in the dielectric layer, the bottom surface of the trench and the phase change material
- 3 layer being coplanar with or below the lower surface of the dielectric layer.
- 1 8. The memory cell of Claim 7, further comprising a transistor formed in and on the
- 2 substrate and in the dielectric layer, and wherein an output of the transistor is electrically
- 3 continuous with one terminus of the thin conductive film, the other terminus of the thin
- 4 conductive film engaging the dielectric layer to define the interface.
- 1 9. The memory cell of Claim 8, wherein the transistor is a MOSFET having a gate, wherein
- 2 the thin conductive film is generally coplanar with a gate electrode of the gate.

- 1 10. The memory cell of Claim 9, wherein:
- 2 the dielectric layer comprises a first, lower stratum, a second intermediate stratum on the
- 3 first stratum and a third, upper stratum on the second stratum;
- 4 the gate electrode and the conductive layer reside on the first stratum, in the second
- 5 stratum and under the third stratum; and
- 6 the phase change material layer resides on the first stratum and in the second and third
- 7 strata.
- 1 11. The memory cell of Claim 10, further comprising:
- 2 a contact on the gate electrode; and
- a topmost stratum on the third stratum, wherein the contact on the phase change material
- 4 layer and the contact on the gate electrode reside in the topmost stratum.

- 1 12. A method of fabricating a phase change memory cell on a substrate by integrated circuit
- 2 techniques, comprising:
- forming a thin conductive film on a first dielectric stratum on the substrate, the film being
- 4 generally parallel to the plane of the substrate; and
- forming a layer of a phase change material on the first stratum so that a terminus of the
- 6 film and a terminus of the phase change material layer have an area of engagement therebetween,
- 7 the area of engagement being generally normal to the plane of the substrate, and an electrically
- 8 resistive interface being defined by the area of engagement.
- 1 13. The method of Claim 12, wherein the electrical resistance of the interface is inversely
- 2 proportional to the area of engagement, and which further comprises:
- 3 selecting the width of the film parallel to the plane of the substrate and the height of the
- 4 film normal to the plane of the substrate to determine the area of engagement.
- 1 14. The method of Claim 13, wherein the width of the film is determined by
- 2 photolithography and the height of the film is determined by thin film deposition parameters.

- 1 15. A method of fabricating a phase change memory cell on a generally planar
- 2 semiconductor substrate bearing a generally planar ILD layer, comprising:
- depositing a thin film of a conductive material on a bottom electrode free surface within
- 4 the ILD layer, the thin film being generally parallel to the plane of the substrate and having a
- 5 first terminus;
- forming a first generally planar IMD layer over the free surface of the thin film;
- defining a second terminus of the thin film by forming a trench through the first IMD
- 8 layer and the thin film; and
- 9 filling the trench with a phase change material, a side portion of which has a generally
- planar interface with the second terminus of the thin film, the plane of the interface being
- generally normal to the plane of the substrate.
- 1 16. The method of Claim 15, further comprising a first electrode within the ILD layer,
- wherein the thin film is deposited so that its first terminus is in contact with the first electrode.
- 1 17. The method of Claim 15, wherein the trench is formed partially into the ILD layer.
- 1 18. The method of Claim 15, wherein heat produced at the interface by the flow of current
- 2 therethrough flows into the phase change material in a direction generally parallel to the plane of
- 3 the substrate.
- 1 19. The method of Claim 18, wherein the conductive material comprises a high bandgap and
- 2 thermal conductivity material.

- 1 20. The method of Claim 18, wherein the conductive material comprises polysilicon, Si, or
- 2 SiC.
- 1 21. The method of Claim 18, wherein the phase change material comprises a chalcogenide.
- 1 22. The method of Claim 21, wherein the phase change material comprises a binary, ternary
- 2 or quaternary alloy.
- 1 23. The method of Claim 22, wherein the phase change material is selected from the group
- 2 consisting of Ga Sb, In Sb, In Se, Sb2 Te3, Ge Te, Ge2Sb2Te5, In Sb Te, Ga Se Te, Sn Sb2 Te4,
- In Sb Ge, Ag In Sb Te, (Ge Sn)Sb Te, Ge Sb(Se Te), Te81Ge15Sb2S2 alloy, and combinations
- 4 thereof.
- 1 24. The method of Claim 23, wherein the conductive material comprises polysilicon, Si, SiC,
- 2 or other high bandgap and high thermal conductivity material.
- 1 25. The method of Claim 16, which further comprises:
- 2 forming a second generally planar IMD layer over the first IMD layer and the free
- 3 surface of the phase change material; and
- forming a second electrode in the second IMD layer and in contact with the free surface
- 5 of the phase change material.
- 1 26. The method of Claim 25, wherein the interface, the phase change material and the second
- 2 electrode are arranged so that a current path into the phase change material from the interface is
- 3 generally parallel to the plane of the substrate and a current path out of the phase change material
- 4 into the second electrode is generally normal to the plane of the substrate.

- 1 27. The method of Claim 26, wherein the first electrode receives the output of a transistor
- 2 formed in and on the substrate and in the ILD layer.
- 1 28. The method of Claim 27, wherein the second electrode is connectable to a voltage source.

- 1 29. An improved phase change memory cell fabricated by integrated circuit techniques on a
- 2 substrate, the memory cell being of the type in which there is an interface between a layer of
- 3 phase change material and a conductive element, the area of the interface determining the
- 4 resistance thereof to current flow therethrough, wherein the improvement comprises:
- 5 the resistive element being a thin film of a conductive material that does not overlap, and
- 6 extends away from, the phase change material layer in a direction generally parallel to the plane
- 7 of the substrate, the resistance of the interface being determined by the thickness of the thin film
- 8 normal to the substrate.
- 1 30. The memory cell of Claim 29, wherein the interface is defined by the engagement of a
- 2 side of the phase change material layer and an end of the thin film, the side and the end being
- 3 generally normal to the plane of the substrate.
- 1 31. The memory cell of Claim 29, wherein the conductive material comprises a high bandgap
- 2 and high thermal conductivity material.
- 1 32. The memory cell of Claim 29, wherein heat produced by current through the interface
- 2 flows from the interface into the phase change material layer in a direction generally parallel to
- 3 the plane of the substrate.
- 1 33. The memory cell of Claim 29, the cell further being of the type in which current flows
- 2 through the phase change layer from the interface to a contact on the phase change material
- 3 layer, wherein:
- 4 current flows from the interface into the phase change material layer in a direction
- 5 substantially parallel to the plane of the substrate; and

- 6 current flows from the phase change material layer into the contact in a direction
- 7 generally normal to the plane of the substrate.
- 1 34. The memory cell of Claim 29, wherein:
- the thin film resides on a dielectric stratum on the substrate; and
- 3 the phase change material layer resides in a trench formed in the stratum, the trench
- 4 defining the length of the thin film toward the phase change material layer in a direction
- 5 generally parallel to the plane of the substrate.
- 1 35. The memory cell of Claim 29, wherein the width of the thin film generally parallel to the
- 2 plane of the substrate at the interface is determined by photolithography and the height of the
- 3 thin film generally normal to the plane of the substrate at the interface is determined by thin film
- 4 deposition parameters.

- 1 36. A memory cell, comprising:
- a layer of phase change material; and
- an elongated thin conductive film having one end engaging a side of the layer to define
- 4 an interface having a width and a height, at least one dimension of the interface being determined
- 5 non-photolithographically by thin film deposition parameters.
- 1 37. A method of using the memory cell of Claim 36, which comprises applying a voltage
- 2 across the other end of the film and the layer so that current flows from the interface into the
- 3 layer generally parallel to the film.
- 1 38. The method of Claim 37, wherein the current flows out of the layer generally normal to
- 2 the film.